IEEE Spectrum · 2026-09-02
CXL 3.1 Memory Pooling Controllers Unlock Low-Latency Fabric Expansion for AI Data Centers
Silicon developers have taped out advanced Compute Express Link controllers that enable pooled server memory sharing across rack-scale fabrics with near-native DRAM latency.
Read briefing →